



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/718,283	11/19/2003	Bo Huang	10559-886001	1064
20985	7590	09/11/2007		
FISH & RICHARDSON, PC P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			EXAMINER DARE, RYAN A	
			ART UNIT 2186	PAPER NUMBER
			MAIL DATE 09/11/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/718,283	<b>Applicant(s)</b> HUANG ET AL.	
	<b>Examiner</b> Ryan Dare	<b>Art Unit</b> 2186	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 23 July 2007.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-4 and 6-30 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4 and 6-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 4, 6, and 14 are rejected under 35 U.S.C. 102(b) as being anticipated by Sarkar et al., US Patent 6,292,938.

3. With respect to claim 1, Sarkar teaches a method comprising:

converting memory access instructions into intermediary standard formatted memory access instructions, in col. 4, lines 54-60.

generating a plurality of memory access partitions containing corresponding subsets of the intermediary standard formatted memory access instructions, with the plurality of memory access partitions directed to specific memory banks, in col. 2, lines 56-60.

identifying matching instructions based on comparisons of pre-defined instruction patterns to the intermediary standard formatted memory access instruction in the plurality of memory access partitions, in col. 2, line 64 through col. 3, line 14; and

transforming the matches to vector memory access instructions, in col. 3, lines 15-29.

4. With respect to claim 4, Sarkar teaches the method of claim 1 in which generating the plurality of memory access partitions comprises:  
  
generating a data flow graph containing basic blocks including the intermediary standard formatted memory access instructions, in ; and  
  
for each basic block, applying a set of rules, in col. 2, lines 56-60.
5. With respect to claim 6, Sarkar teaches the method of claim 4 in which applying comprises limiting a subnode of one of the plurality of memory access partitions to a memory read or a memory write, in col. 6, lines 39-50.
6. With respect to claim 14, Sarkar teaches the method of claim 1 in which the vector memory access instructions representing multiple memory accesses to a type of memory, in col. 6, lines 39-50.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
9. Claims 2-3, 13, 15-18, 25-26 and 28-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sarkar as applied to claim 1 above, in view of Tremblay et al., US Patent 6,571,319.
10. With respect to claim 2, Sarkar teaches all other limitations of the parent claim but possibly fails to teach that a pattern is a multiple of a minimum data access unit. Tremblay teaches the method of claim 1 in which converting comprises converting memory access instructions that read or write less than a minimum data access unit (MDAU) to memory access instructions that read or write a multiple of the minimum data access unit, in col. 3, lines 41-48.
11. It would have been obvious to one of ordinary skill in the art, having the inventions of Sarkar and Tremblay before him at the time the invention was made, to combine the memory access system of Sarkar with the memory access system of Tremblay in order to combine memory store instructions before writing data to memory, thus eliminating wasted memory data bus bandwidth, as taught by Tremblay in col. 2, lines 10-14.
12. With respect to claim 3, Tremblay teaches the method of claim 2 in which converting further comprises transforming the memory access instructions that read or write the multiple of the minimum data access unit to a format including a base address plus an offset, in col. 6, lines 12-16.
13. With respect to claim 13, Sarkar teaches all limitations of the parent claim but fails to teach the instruction patterns comprising a pattern describing instruction

semantics. Tremblay teaches the method of claim 1 in which the instruction patterns comprise a pattern describing instruction semantics, in col. 4, lines 3-12.

14. It would have been obvious to one of ordinary skill in the art, having the inventions of Sarkar and Tremblay before him at the time the invention was made, to combine the memory access system of Sarkar with the memory access system of Tremblay in order to combine memory store instructions before writing data to memory, thus eliminating wasted memory data bus bandwidth, as taught by Tremblay in col. 2, lines 10-14.

15. With respect to claim 15, Tremblay teaches a compilation method comprising:  
converting source code that contains memory access instructions that read or write less than a minimum data access unit (MDAU) to intermediary code that includes memory access instructions that read or write a multiple of the minimum data access unit, in col. 4, lines 3-12. The memory access instruction is a "store pair instruction" and the intermediary standard formatted memory instruction generated is a "store pair transaction".

converting the memory access instructions of the intermediary code into intermediary memory access instructions that have a format including a base address plus an offset, in col. 6, lines 12-16.

Tremblay teaches the above limitations but does not teach the last two limitations of claim 15. Sarkar teaches:

grouping subsets of the intermediary memory access instructions into a plurality of memory access partitions, with the plurality of memory access partitions containing

intermediate memory access instructions directed to specific memory banks, in col. 2, lines 56-60.; and

vectorizing the intermediary memory access instructions in the subsets corresponding to the plurality of memory access partitions that match instruction patterns, in col. 3, lines 15-29.

16. It would have been obvious to one of ordinary skill in the art, having the inventions of Sarkar and Tremblay before him at the time the invention was made, to combine the memory access system of Sarkar with the memory access system of Tremblay in order to combine memory store instructions before writing data to memory, thus eliminating wasted memory data bus bandwidth, as taught by Tremblay in col. 2, lines 10-14.

17. With respect to claim 16, Tremblay teaches the compilation method of claim 15 in which grouping comprises:

generating a data flow graph containing basic blocks including intermediary memory access instructions, in fig. 3; and

Tremblay does not teach the last limitation of claim 16. Sarkar teaches:

generating subnodes in the plurality of the memory access partitions, each subnode including memory access instructions directed to the same operation in a memory bank corresponding to the respective memory access partition, in pars. 26-28.

18. With respect to claim 17, Tremblay teaches the compilation method of claim 16 in which the operation is a read, in col. 3, line 57 through col. 4, line 2.

19. With respect to claim 18, Tremblay teaches the compilation method of claim 16 in which the operation is a write in, col. 3, line 57 through col. 4, line 2.

20. With respect to claim 25, Tremblay teaches the compilation method of claim 15 in which the instruction patterns comprises instruction semantics, in col. 4, lines 3-12.

21. With respect to claim 26, Tremblay teaches the compilation method of claim 25 in which the instruction semantics comprises segments, in col. 4, lines 3-12.

22. With respect to claims 28, and 29, Applicant claims a computer program product that performs the method of claims 1, 2 and 3, respectively, and are therefore rejected using similar logic.

23. With respect to claim 30, Applicant claims the computer program product of claim 27, embodying the compilation method of claim 16 and is therefore rejected using similar logic.

24. Claims 7-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sarkar as applied to claim 1 above, in view of the Microsoft Press Computer Dictionary, hereafter Microsoft.

25. With respect to claim 7, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be a static random access memory (SRAM).

26. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an SRAM because it is faster than DRAM as taught by Microsoft on page 182, the entry for dynamic RAM.



Art Unit: 2186

27. With respect to claim 8, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be a dynamic random access memory (DRAM).

28. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a DRAM. It is widely known in the art that a RAM can either be a static RAM or a dynamic RAM. It would be obvious for a skilled artisan to use a DRAM because dynamic RAMs circuitry is simpler and because they can hold up to four times as much data, as taught by Microsoft on page 166, under the definition for dynamic RAM.

29. With respect to claim 9, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be a scratchpad memory.

30. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a scratchpad memory because a scratchpad memory is high-speed, thus allowing for rapid retrieval of small items of data, as taught by Microsoft on page 466, under the definition of scratchpad.

31. With respect to claim 10, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be an EEPROM.

32. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an EEPROM because it allows for stable storage for long periods without electricity while still allowing reprogramming, as taught by Microsoft on page 186, under the definition of EEPROM.

Art Unit: 2186

33. With respect to claim 11, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be a flash memory.

34. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a flash memory because it also allows for stable storage for long periods without electricity while still allowing reprogramming, as taught by Microsoft on page 186, under the definition of EEPROM and page 216, under the definition of flash memory.

35. With respect to claim 12, Sarkar teaches all parent claims as discussed above, but fails to expressly teach that the memory can be a NVRAM.

36. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an NVRAM because it will retain data once power is removed, as taught by Microsoft on page 371, under the definitions of NVRAM and NVM.

37. Claims 19-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sarkar and Tremblay as applied to claims 15-16 above, in view of the Microsoft Press Computer Dictionary, hereafter Microsoft.

38. With respect to claim 19, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be a static random access memory (SRAM).

Art Unit: 2186

39. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an SRAM because it is faster than DRAM as taught by Microsoft on page 182, the entry for dynamic RAM.

40. With respect to claim 20, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be a dynamic random access memory (DRAM).

41. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a DRAM. It is widely known in the art that a RAM can either be a static RAM or a dynamic RAM. It would be obvious for a skilled artisan to use a DRAM because dynamic RAMs circuitry is simpler and because they can hold up to four times as much data, as taught by Microsoft on page 166, under the definition for dynamic RAM.

42. With respect to claim 21, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be a scratchpad memory.

43. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a scratchpad memory because a scratchpad memory is high-speed, thus allowing for rapid retrieval of small items of data, as taught by Microsoft on page 466, under the definition of scratchpad.

44. With respect to claim 22, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be an EEPROM.

Art Unit: 2186

45. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an EEPROM because it allows for stable storage for long periods without electricity while still allowing reprogramming, as taught by Microsoft on page 186, under the definition of EEPROM.

46. With respect to claim 23, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be a flash memory.

47. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using a flash memory because it also allows for stable storage for long periods without electricity while still allowing reprogramming, as taught by Microsoft on page 186, under the definition of EEPROM and page 216, under the definition of flash memory.

48. With respect to claim 24, Sarkar and Tremblay teach all parent claims as discussed above, but fails to expressly teach that the memory can be a NVRAM.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the invention using an NVRAM because it will retain data once power is removed, as taught by Microsoft on page 371, under the definitions of NVRAM and NVM.

### ***Response to Arguments***

49. Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

50. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan Dare whose telephone number is (571)272-4069. The examiner can normally be reached on Mon-Fri 9:30-6.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571)272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/718,283  
Art Unit: 2186

Page 13

/Ryan Dare/  
Ryan Dare  
September 3, 2007



MATTHEW KIM  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100